To improve the performance of electronic devices, extensive research efforts have recently focused on the effect of incorporating Sn into Ge. In the present work, we investigate how Sn composition x (0 ≤ x ≤ 0.12) and deposition temperature T d (50 ≤ T d ≤ 200 °C) of the Ge 1−x Sn x precursor affect subsequent solid-phase crystallization. Upon incorporating 3.2% Sn, which is slightly above the solubility limit of Sn in Ge, the crystal grain size increases and the grain-boundary barrier decreases, which increases the hole mobility from 80 to 250 cm 2 /V s. Furthermore, at T d = 125 °C, the hole mobility reaches 380 cm 2 /V s, which is tentatively attributed to the formation of a dense amorphous GeSn precursor. This is the highest hole mobility for semiconductor thin films on insulators formed below 500 °C. These results thus demonstrate the usefulness of Sn doping of polycrystalline Ge and the importance of temperature while incorporating Sn. These findings make it possible to fabricate advanced Ge-based devices including high-speed thin-film transistors.
Research on novel materials to replace Si has been actively pursued for sustainable improvement of electronic devices. Ge has attracted attention as the most promising candidate for next-generation material because it has a higher carrier mobility than Si for both electrons and holes and is compatible with conventional Si processing [1] [2] [3] . Effective mobilities in Ge metal-oxide-semiconductor field-effect transistors (MOSFETs) have exceeded those in Si-MOSFETs because of the development of device technologies including gate stacks [4] [5] [6] [7] [8] . In addition, Ge has a lower crystallization temperature and grain-boundary potential than Si [9] [10] [11] [12] . These properties have motivated researchers to directly synthesize polycrystalline (poly-) Ge on various substrates, where the process temperature is usually limited, to fabricate advanced thin-film transistors (TFTs) for three-dimensional integrated circuits or high-performance mobile terminals 11, 13 . Many crystallization techniques have been developed, including solid-phase crystallization (SPC) [14] [15] [16] , laser annealing 17, 18 , chemical vapor deposition 19, 20 , flash-lamp annealing 21 , the seed layer technique 22 , and metal-induced crystallization [23] [24] [25] . By using these techniques, Ge-TFTs have been fabricated on thermally oxidized Si 21, 26, 27 , glass [28] [29] [30] [31] , and even flexible substrates 22, 32 . Since gate stack technology for Ge has developed sufficiently 8 , recent Ge-TFTs performance is limited by the properties of the poly-Ge thin film itself 21, 22, [26] [27] [28] [29] [30] [31] [32] . Some of these TFTs exhibited effective hole mobilities greater than 100 cm 2 /V s 22, 26, 28 . This value is equivalent to the effective mobility of bulk-Si p-MOSFETs; however, much lower than that of bulk-Ge p-MOSFETs 7, 8 . Besides, leakage currents are still large due to the defects in the poly-Ge thin films. To further improve Ge-TFTs and put them into practical use, a simple way to form high-mobility, low-defect Ge thin films is strongly desired.
Recently, we reported that the deposition temperature T d of the Ge precursor for SPC strongly influences the crystal quality and electrical properties of the resulting SPC-Ge 11 . This material has a hole mobility of over 300 cm 2 /V s, which is the highest mobility ever recorded for a thin film formed on insulators at temperatures below the melting point of Ge (937 °C). To further improve the electrical properties of the SPC-Ge, the present work incorporates small amount of Sn into Ge. GeSn itself has been studied as a material for high-speed transistors [33] [34] [35] [36] [37] and photonic devices [37] [38] [39] [40] . In addition, the effects of incorporating Sn into poly-Ge has been getting attentions 37 . The results indicate that the crystallization temperature is lowered [41] [42] [43] , the crystal grains are enlarged 44, 45 , and the vacancy-induced accepters are reduced 46, 47 . However, because of the poor properties of the original Ge, the electrical properties of the resulting GeSn are worse than our recent SPC-Ge 11 . The present study systematically investigates the effects of T d and Sn concentration x in Ge 1−x Sn x (x ≤ 0.12) precursors for subsequent SPC and finds that the hole mobility dramatically increases from 80 to 380 cm 2 /V s. 
Results
The as-deposited Ge 1−x Sn x layers, which are precursors for SPC, were analyzed by using x-ray reflectivity (XRR) and Raman spectroscopy. Figure 1(a) shows that, with increasing T d , the atomic density of both precursors Ge and Ge 0.97 Sn 0.03 (corresponding to x = 3.2%) increases and asymptotically approaches that of crystals. In addition, for low T d (≤100 °C), Sn doping allows the atomic density of the precursor approach that of the crystals. Figure 1(b) shows that Ge 0.97 Sn 0.03 samples with T d = 50, 100, and 150 °C exhibit broad peaks near 270 cm −1 , corresponding to amorphous (a-) Ge. The sample with T d = 200 °C exhibits a sharp peak near 300 cm −1 , corresponding to crystalline (c-) Ge, in addition to an a-Ge peak. In this study, clear peaks corresponding to Sn-Sn or Ge-Sn vibrational modes 38 were not observed because of the low x and/or the measurement condition of the Raman system. Figure 1(c) shows that the atomic density of the precursor with T d = 50 and 125 °C increases with increasing initial Sn concentration x. Over the entire x range 0 ≤ x < 0.05, the atomic density for T d = 125 °C exceeds that for T d = 50 °C and is equivalent to that of crystalline GeSn. Figure 1(d) shows the x dependence of Raman spectra at T d = 125 °C. The samples with x = 0.4%-4.5% exhibit the a-Ge peak, whereas the sample with x = 12% exhibits both the crystalline Ge peak and the a-Ge peak. The study using transmission electron microscopy confirmed that the Ge layer with T d = 125 °C is completely amorphous and contained no crystals. The crystallinity, defined as the ratio of the Raman peak intensity of c-Ge to that of a-Ge We investigate the origin of this evolution in grain size from the perspective of substitutional Sn concentration y in SPC-GeSn. Since the lattice constant of Ge 1−y Sn y depends on y, y can be determined from the Ge-Ge peak position in the Raman spectrum 34, 38 . We therefore determine y from the Raman spectra by using the following equation proposed by Lin et al. 34 :
strain where Δω(y) is the difference between the shift in the Ge-Ge peak of Ge 1−y Sn y [ω(y)] and that of the c-Ge wafer (ω Ge ), a is a constant of 82 cm
, and Δω strain is the shift due to strain. In general, the Ge-Ge peak of Ge [ω(0)] on a glass substrate shifts to the lower wavenumber than ω Ge because of the strain induced by the difference between the thermal expansion coefficients of Ge and the glass substrate 14, 44 . Assuming that the thermal strain of Ge 1−y Sn y is the same as that of Ge because y is low (<5%), Eq. (1) may be rewritten as
strain Ge Ge Therefore, we estimate y from Raman spectra, of which examples are shown in the inset of Fig. 3(a) . Figure 3 (a) shows that y decreases with increasing T d . This suggests that higher T d makes Sn precipitate, as estimated from the difference between x (=3.2%) and y. This result is likely caused by enhanced surface migration of Sn during precursor deposition. Figure 3(b) shows that y increases with increasing x, which is accompanied by Sn precipitation for x > 1.6%. This behavior can be explained from the perspective of the solid solubility of Sn in Ge (1-2%) 37 . It is well known that y exceeds the solid solubility for GeSn thin films grown in a non-equilibrium system including SPC [41] [42] [43] . The relationship between y and growth temperature in this study is approximately consistent with the previous reports. Considering that c-Sn facilitates Ge nucleation 42 , the decrease in grain size at higher T d and for x > 1.6% [ Fig. 2(i,j) ] is attributed to the promotion of Ge nucleation because of Sn precipitation. In contrast, when Sn does not precipitate (x ≤ 1.6%), the grain size increases with increasing x [ Fig. 2(j) ]. The mechanism leading to this result remains unclear, but it may possibly be due to Sn doping weakening the amorphous bonds in Ge, which could enhance the lateral growth of crystals.
We used Hall-effect measurements to evaluate the electrical properties of the SPC-Ge 1−x Sn x layers. All samples showed p-type conduction, similar to conventional undoped poly-GeSn 45, 46 . This is because the vacancy in Ge provides shallow acceptor levels that generate holes at room temperature 47 . Figure 4 , which is the minimum p among poly-Ge(Sn). For T d = 125 °C, higher T g leads to lower p. This behavior is common in poly-Ge, which suggests that vacancies can be reduced by high-temperature annealing 14, 30 . Figure 4(d) shows that, for all three samples, μ p increases /V s. Considering that grain-boundary scattering is one factor behind decreased mobility, the hole mobility of Ge approaches the trend of grain size in Fig. 2(i) . In contrast, the hole mobility of Ge 0.97 Sn 0.03 does not follow this trend. These results suggest that μ p of GeSn is strongly influenced by factors other than grain size. According to the carrier conduction model proposed by Seto for polycrystalline semiconductors 9 , the carrier mobility limited by grain-boundary scattering can be determined by using
where µ is the carrier mobility, E B is the energy barrier of the grain-boundary, T is the absolute temperature, L is the grain size, m * is the effective mass, and k is the Boltzmann constant. Figure 5(a) shows that the Arrhenius plot of µT 1/2 makes almost-downward-sloping straight lines for all x; however, the lines are slightly curved at high temperatures (1000/T < 4) for x = 0-3.2%. The trap-state density Q t in the grain boundaries can be determined by using
where N is the carrier concentration, ε is the dielectric permittivity, and q is the elementary charge. Figure 5(b) shows that E B and Q t determined by the slope of µT 1/2 at low temperatures (1000/T > 4) depend on x. Note that the minimum values of E B and Q t are obtained for the highest μ p sample with x = 3.2% at T d = 125 °C.
Discussion
The hole mobility of SPC-Ge 1−x Sn x strongly depends on both x and T d : a maximum mobility of 380 cm 2 /V s occurs for the sample with x = 3.2%, T d = 125 °C, and T g = 475 °C [ Fig. 4(d) ]. The reason is discussed as follows. According to Matthiessen's rule and Irvin's curve of poly-Ge with p on the order of 10 17 cm −3 1 , when μ p is less than about 250 cm 2 /V s, it is primarily limited by grain-boundary scattering as well as ordinary polycrystals. Conversely, when μ p exceeds 250 cm 2 /V s, impurity scattering influences μ p in addition to grain-boundary scattering. For T d = 50 °C, μ p increases from 80 to 250 cm 2 /V s because of Sn incorporation [ Fig. 4(d) ], which is attributed to the reduction of grain-boundary scattering, because of increased grain size [ Fig. 2(j) ] and likely because of the reduction of E B . By increasing T d to 125 °C, μ p increases for all x, reaching approximately 300 cm 2 /V s for x < 4.5%. We examined the effect of T d in our previous study on SPC-Ge 11 : substrate heating at appropriate temperature during precursor deposition (T d = 125 °C) reduces E B and dramatically enhances μ p . This is explained from the perspective of the atomic density of the amorphous precursor. Moreover, increasing T g to 475 °C further improves μ p for all x [ Fig. 4(d) ]. This is likely due to the reduction of impurity scattering because of decreased p [ Fig. 4(c) ], which corresponds to the reduction of vacancy-related defects 14, 30 . Even for T d = 125 °C, μ p peaks at x = 3.2% [ Fig. 4(d) ], although the grain size is relatively small [ Fig. 2(g) ]. The high μ p is attributed to reduced impurity and grain-boundary scattering due to the decrease in p [Fig. 4(c) ] and E B [ Fig. 5(b) ], respectively. The decrease in p is likely caused by Sn passivating the vacancy in Ge, as mentioned in previous studies 37, 46 . Meanwhile, the SPC of a-GeSn progresses while sweeping Sn, which cannot be solid-solved, to the growth front 43 . Considering that the reduction of E B is possibly due to Sn existing at the grain-boundary, the Sn may passivate dangling bonds and thereby reduce Q t and E B [ Fig. 5(b) ]. Because excessively large x (>3.2%) deteriorates crystal Fig. 2(j)] and μ p [Fig. 4(d) ] due to Sn precipitation, x should be slightly larger than the solubility limit. Therefore, the reduction of both E B and p, by controlling x and T d , leads to the maximum mobility of 380 cm 2 /V s. In conclusion, the precursor conditions of both the initial Sn concentration x and the deposition temperature T d strongly influence the crystalline quality and electrical properties of SPC-Ge 1−x Sn x . We obtain a grain size of approximately 7 μm for x = 1.6% and T d = 50 °C, which is the maximum value reported to date for semiconductor films formed by SPC. Conversely, the hole mobility μ p of GeSn reflects the energy barrier E B and the hole concentration p rather than the grain size. The sample with x = 3.2% and T d = 125 °C has E B = 4.1 meV and p = 2.1 × 10 17 cm −3 , resulting in μ p = 380 cm 2 /V s, which is the highest hole mobility among semiconductor layers formed on insulators at less than 500 °C. Since the performance of Ge-TFTs is limited by the properties of poly-Ge thin films, such high μ p and low p will directly improve the field effect mobility and leakage current in the Ge-TFTs. Thus, by controlling x and T d in the Ge 1−x Sn x precursor for SPC, an excellent semiconductor thin film forms at low temperature. The process developed herein is simple enough for practical fabrication of high-speed TFTs for advanced system-in-displays or three-dimensional integrated circuits.
Methods
Sample preparation. The Ge 1−x Sn x (0 ≤ x ≤ 0.12) precursors were deposited on SiO 2 glass substrates by using the Knudsen cells of a molecular beam deposition system (base pressure of 5 × 10 −7 Pa). The deposition rate of Ge was fixed at 1.0 nm/min, whereas that of Sn was adjusted to obtain the targeted GeSn composition. The deposition time was 100 min. The Ge and Sn source, manufactured by Furuuchi Chemical Corporation, had a purity of 99.999% and 99.9999%, respectively. The substrate temperature T d during the deposition ranged from 50 to 200 °C. Note that T d spontaneously rises from room temperature to 50-60 °C without heating the substrate because of the thermal energy radiated from the Knudsen cell, and the notation for this temperature is simplified as T d = 50 °C. The samples were then loaded into a conventional tube furnace in a N 2 atmosphere and annealed for 5 h at 450 or 475 °C to induce SPC.
Material characterization. Rutherford backscattering spectrometry was used to determine x in Ge 1−x Sn x to be 0, 0.4, 0.8, 1.6, 3.2, 4.5, and 12.0%. XRR was done by using a Rigaku SmartLab, and Raman spectroscopy was done by using a Photon Design RSM-310 with a laser wavelength of 532 nm. The EBSD analyses were done by using a JEOL JSM-7001F with a TSL OIM analysis attachment. The Hall effect was measured by using the Van der Pauw method with a Bio-Rad HL5500PC. The hole mobility and hole concentration were averaged over five measurements for each sample.
